- a first bitline electrically coupled to drain regions of each memory cell in the first column of memory cells,
- a second bitline electrically coupled to drain regions of each memory cell in the second column of memory cells;
- a first source line electrically coupled to source regions of each memory cell in the first column of memory cells, wherein the first source line and a source region of at least one memory cell in the first column of memory cells are electrically coupled to the first well region; and
- a second source line electrically coupled to source regions of each memory cell in the second column of memory cells, wherein the second source line, and a source region of at least one memory cell in the second column of memory cells is electrically coupled to the second well region.



- 2. (Original) The semiconductor device of claim 1, wherein the first and second well regions are p-wells.
- 3. (Canceled Herein)
- 4. (Original) The semiconductor device of claim 1, wherein the first and second charge storage layers are non-conductive.
- (Original) The semiconductor device of claim 4, wherein the first and second charge storage layers comprise nitrogen.
- 6. (Original) The semiconductor device of claim 5, wherein the fist and second charge storage layers are selected from the group consisting of silicon nitride and silicon oxynitride.
- 7. (Original) The semiconductor device of claim 1, further comprising:
  - a first blocking layer of the first memory cell formed over the first charge storage layer and under the first control gate and a second blocking layer of the second memory cell formed over the second charge storage layer and under the first control gate.

- 8. (Original) The semiconductor device of claim 1, wherein the first well region and the second well region are spaced apart and electrically isolated by a trench isolation feature.
- 9. (Original) The semiconductor device of claim 8, further comprising a third well region below the shallow trench isolation feature that electrically isolates the first well region from the second well region, wherein the first and second well regions are a polarity different than the third well region.



10. (Original) The semiconductor device of claim 1, wherein the first and second charge storage layers comprise discrete storage elements.

11-13. (Canceled Herein)

14. (Previously Canceled)

15-23. (Canceled Herein)